module add (
  input  signed [7 :0] iA,
  input  signed [7 :0] iB,
  output signed [8 :0] oAdd 
);
    assign oAdd = iA + iB;
endmodule